Hardware Implementation of a Method for Improving Object Discernibility In Poor Visibility Conditions Images
https://doi.org/10.55648/1998-6920-2025-19-1-65-79
Abstract
Introduction: Poor visibility conditions images key features and ways of their improvement are briefly described. Main part: hardware implementation of poor visibility conditions images improvement method is presented. Results: hardware units utilized for image improvement methods are described; block diagram of hardware implementation includes video camera, display, random access memory and module set that is implemented with field programmable gate arrays; RTL-view and Verilog descriptions of hardware modules are presented.
About the Authors
Yuri Mickhayluck
Sevastopol State University (SevSU)
Russian Federation
Russian Federation
cad. of tech. sc., docent, head of "Electronic engineering" department
Denis Nacharov
Sevastopol State University (SevSU)
Russian Federation
Russian Federation
cad. of tech. sc., docentof "Electronic engineering" department
References
1. Mickhayluck Yu.P., Nacharov D.V. Metod uluchsheniya razlichimosti ob’ectov na cifrovykh izobrajeniyakh, poluchennykh v usloviyakh nedostatochnoi vidimosti [Objects discernibility improvement on the digital images recorded in poor visibility conditions]. Jurnal radioelec-troniki. 2015. no. 6.
2. Cyclone V Device Overview : technical description, available at: https://www.altera.com/en_US/pdfs/literature/hb/cyclone-v/cv_51001.pdf (accessed 20.04.2023).
3. ADV7123 : technical description, available at: http://www.analog.com/media/en /technical-documentation/data-sheets/ADV7123.pdf (accessed 20.04.2023).
4. Altera Phase-Locked Loop IP Core User Guide : technical description, available at: https://www.altera.com/en_US/pdfs/literature/ug/altera_pll.pdf (accessed 20.04.2023)
5. Kumar A. K., Jeevaratnam N., Patnaik S. On-Chip Memory for Image Processing Applications Based on FPGA // International conference on Signal Processing, Communication, Power and Embedded System. Odisha, India. 2016. P.1598–1602.
6. Licciardo G.D., Cappetta C., Di Benedetto L. FPGA Optimization of Convolution-based 2D Filtering Processor for Image Processing // 8th Computer Science and Electronic Engineering Conference. Colchester, UK. 2016. P.180–185.
Supplementary files
Review
For citations:
Mickhayluck Yu., Nacharov D. Hardware Implementation of a Method for Improving Object Discernibility In Poor Visibility Conditions Images. The Herald of the Siberian State University of Telecommunications and Information Science. 2025;19(1):65-79. (In Russ.) https://doi.org/10.55648/1998-6920-2025-19-1-65-79
Views:
89
Email this article 